

S.A.	DRAM SUB-ARRAY DSA ₁	COLUMN DECODER	DRAM SUB-ARRAY DSA ₂	S.A.	DRAM SUB-ARRAY DSA ₃	COLUMN DECODER
	ROW DECODER	ADDRESS CONTROL		ROW DECODER	ROW DECODER	

FIG.1A

S.A.	DRAM SUB-ARRAY DSA ₁	ROW R ₁	COLUMN DECODER	ROW R ₂	DRAM SUB-ARRAY DSA ₂	S.A.	DRAM SUB-ARRAY DSA ₃	ROW R ₃	COLUMN DECODER
		TAG ₁		TAG ₂				TAG ₃	
	ROW DECODER	REGISTER CONTROL & ADDRESS CONTROL			ROW DECODER		ROW DECODER		

FIG. 1B

READ REQUEST ADDRESS


DSA₁, ROW 2

LRR₁

LRR₂

LRR₃

RC_(GLOBAL)






FIG.4




FIG.5

0928283.04031
T05040.E8282860




FIG.6




FIG.7




FIG.8